Submission + - New optimizations for X86 in upcoming GCC 5.0: PIC in 32 bit mode. (intel.com)
EBX is returned to an allocation making all 7 registers available. This boosts applications with hot integer loops suffering from register pressure. Below are results for a stress test with high register pressure in integer loop.