Average Ratings 0 Ratings
Average Ratings 0 Ratings
Description
Ansys Exalto serves as an advanced post-LVS RLCk extraction software that empowers integrated circuit (IC) designers to effectively address unknown crosstalk between various components within the design hierarchy by extracting lumped-element parasitics and creating precise models for electrical, magnetic, and substrate coupling. This tool seamlessly integrates with a wide range of LVS software and can enhance the performance of any RC extraction tool you prefer. With Ansys Exalto's post-LVS RLCk extraction capabilities, IC designers are equipped to make accurate predictions regarding electromagnetic and substrate coupling effects, allowing for signoff on circuits that may have previously been deemed "too complex to analyze." The models that are extracted can be back-annotated to the schematic or netlist, ensuring compatibility with all circuit simulators. As the prevalence of RF and high-speed circuits continues to rise in contemporary silicon systems, electromagnetic coupling has become a primary factor that necessitates precise modeling to ensure the successful fabrication of silicon. Overall, Ansys Exalto represents a crucial advancement in circuit design, helping engineers navigate the complexities associated with modern electronic systems.
Description
Our advanced web platform significantly enhances the productivity of chip developers and verification engineers, allowing them to design and troubleshoot at a pace ten times quicker than before. With Verilator, users can effortlessly initiate and execute thousands of tests simultaneously with just one click. It also facilitates the easy sharing of test outcomes and waveforms within the organization, allows for tagging colleagues on specific signals, and provides robust tracking of test and regression failures. By utilizing Verilator to create Dockerized simulation binaries, we efficiently distribute test executions across our computing cluster, after which we gather the results and log files and have the option to rerun any tests that failed to produce waveforms. The incorporation of Docker ensures that the test executions are both consistent and reproducible. SiLogy ultimately boosts the efficiency of chip developers by shortening the time required for design and debugging processes. Prior to the advent of SiLogy, the leading method for diagnosing a failing test entailed manually copying lines from log files, analyzing waveforms on personal machines, or rerunning simulations that could take an inordinate amount of time, often spanning several days. Now, with our platform, engineers can focus more on innovation rather than being bogged down by cumbersome debugging processes.
API Access
Has API
API Access
Has API
Integrations
Docker
GitHub
Pricing Details
No price information available.
Free Trial
Free Version
Pricing Details
No price information available.
Free Trial
Free Version
Deployment
Web-Based
On-Premises
iPhone App
iPad App
Android App
Windows
Mac
Linux
Chromebook
Deployment
Web-Based
On-Premises
iPhone App
iPad App
Android App
Windows
Mac
Linux
Chromebook
Customer Support
Business Hours
Live Rep (24/7)
Online Support
Customer Support
Business Hours
Live Rep (24/7)
Online Support
Types of Training
Training Docs
Webinars
Live Training (Online)
In Person
Types of Training
Training Docs
Webinars
Live Training (Online)
In Person
Vendor Details
Company Name
Ansys
Founded
1970
Country
United States
Website
www.ansys.com/products/semiconductors/ansys-exalto
Vendor Details
Company Name
SiLogy
Founded
2023
Country
United States
Website
silogy.io
Product Features
Electrical Design
CAD Tools
Change Management
Collaboration
Compliance Management
Document Generation
Drag & Drop
Electrical Parts Catalog
Functions / Calculations
One Line Diagram
PLC Tools
Reusable Designs
Symbol Library
PCB Design
3D Visualization
Autorouting
Collaboration Tools
Component Library
Design Rule Check
Differential Pair Routing
Schematic Editor
Product Features
PCB Design
3D Visualization
Autorouting
Collaboration Tools
Component Library
Design Rule Check
Differential Pair Routing
Schematic Editor