Ansys VeloceRF Description
Ansys VeloceRF reduces the design cycle by significantly reducing the time required to synthesize complex spiral devices and T lines. It takes just a few seconds for an inductor or transformer to be compiled, and only a few minutes to model it and analyze it. It integrates with the leading EDA platforms to generate ready-to-tape layouts. Ansys VeloceRF allows for the creation of devices with tight packing. Analyzing the coupling between any number of inductive device before detailed layout will reduce design dimensions and reduce or eliminate guard rings. The die size can be affected by inductor size and inductor-to–inductor crosstalk. Ansys VeloceRF allows you to design smaller devices by using optimization criteria and geometry constraints. It also calculates the coupling between any number of inductors, to better optimize silicon real-estate and inductor circuit context.
Integrations
Company Details
Media
