Re:Pretty crappy FPGA (Score 0)

Well, perhaps a larger device could have used then because the final ASIC capacity probably exceeds the Spartan limits. At least here we use Stratix III, Virtex 4 for such prototyping. Does the Spartan device have enough fixed multipliers to make the needed signal processing? This sounds intersting anyway. Perhaps I should participate :)