Average Ratings 0 Ratings

Total
ease
features
design
support

No User Reviews. Be the first to provide a review:

Write a Review

Average Ratings 0 Ratings

Total
ease
features
design
support

No User Reviews. Be the first to provide a review:

Write a Review

Description

JTAG Maps™, an intuitive Altium extension, allows engineers to quickly assess test possibilities provided by the JTAG devices in their design. Engineers used to spend hours manually highlighting boundary-scan nets in a design to determine coverage. Boundary scan device model files (BSDLs), which indicate exactly which pins can or cannot be controlled by JTAG/boundary scanning, are crucial to any JTAG/boundary scanner process. JTAG Maps is compatible with BSDL models, and has an 'assume scanner covered' option. Although most users will prefer to use the JTAG Maps Altium coverage report, it is possible import a more detailed picture. The data can be exported to JTAG ProVision for further analysis. A simple message file containing full fault-coverage information can then be read back into JTAG Maps for display/highlighting.

Description

Our advanced web platform significantly enhances the productivity of chip developers and verification engineers, allowing them to design and troubleshoot at a pace ten times quicker than before. With Verilator, users can effortlessly initiate and execute thousands of tests simultaneously with just one click. It also facilitates the easy sharing of test outcomes and waveforms within the organization, allows for tagging colleagues on specific signals, and provides robust tracking of test and regression failures. By utilizing Verilator to create Dockerized simulation binaries, we efficiently distribute test executions across our computing cluster, after which we gather the results and log files and have the option to rerun any tests that failed to produce waveforms. The incorporation of Docker ensures that the test executions are both consistent and reproducible. SiLogy ultimately boosts the efficiency of chip developers by shortening the time required for design and debugging processes. Prior to the advent of SiLogy, the leading method for diagnosing a failing test entailed manually copying lines from log files, analyzing waveforms on personal machines, or rerunning simulations that could take an inordinate amount of time, often spanning several days. Now, with our platform, engineers can focus more on innovation rather than being bogged down by cumbersome debugging processes.

API Access

Has API

API Access

Has API

Screenshots View All

Screenshots View All

Integrations

Allegro X Design Platform
Docker
GitHub
OrCAD X

Integrations

Allegro X Design Platform
Docker
GitHub
OrCAD X

Pricing Details

No price information available.
Free Trial
Free Version

Pricing Details

No price information available.
Free Trial
Free Version

Deployment

Web-Based
On-Premises
iPhone App
iPad App
Android App
Windows
Mac
Linux
Chromebook

Deployment

Web-Based
On-Premises
iPhone App
iPad App
Android App
Windows
Mac
Linux
Chromebook

Customer Support

Business Hours
Live Rep (24/7)
Online Support

Customer Support

Business Hours
Live Rep (24/7)
Online Support

Types of Training

Training Docs
Webinars
Live Training (Online)
In Person

Types of Training

Training Docs
Webinars
Live Training (Online)
In Person

Vendor Details

Company Name

Altium

Founded

1985

Country

United States

Website

www.altium.com/products/extensions/platform-extensions/jtag-maps/overview

Vendor Details

Company Name

SiLogy

Founded

2023

Country

United States

Website

silogy.io

Product Features

PCB Design

3D Visualization
Autorouting
Collaboration Tools
Component Library
Design Rule Check
Differential Pair Routing
Schematic Editor

Product Features

PCB Design

3D Visualization
Autorouting
Collaboration Tools
Component Library
Design Rule Check
Differential Pair Routing
Schematic Editor

Alternatives

Alternatives

PathWave RFIC Design Reviews

PathWave RFIC Design

Keysight Technologies
Tessent Reviews

Tessent

Siemens