Average Ratings 0 Ratings
Average Ratings 0 Ratings
Description
Ansys VeloceRF accelerates the design process by significantly cutting down the time required to synthesize and model intricate spiral devices and transmission lines. Compiling the geometry of inductors or transformers takes just a matter of seconds, while modeling and analyzing them can be completed in just a few minutes. This software seamlessly integrates with top EDA platforms, creating layouts that are ready for tape-out. With Ansys VeloceRF, users can synthesize devices that tightly pack multiple components and lines, resulting in a more efficient silicon floorplan. Furthermore, analyzing the coupling effects among various inductive devices prior to detailed layout can decrease the overall design size and potentially eliminate the need for guard rings. The dimensions of inductors, along with crosstalk between them, can significantly influence the size of the die. Ansys VeloceRF assists in designing smaller devices by applying optimization criteria and geometry constraints, leading to enhanced performance. Additionally, it assesses the coupling between any number of inductors, optimizing both silicon area and inductor performance within the circuit context, ultimately contributing to a more efficient design process. By streamlining these aspects, Ansys VeloceRF empowers engineers to achieve their design goals more effectively.
Description
JTAG Maps™, an intuitive Altium extension, allows engineers to quickly assess test possibilities provided by the JTAG devices in their design. Engineers used to spend hours manually highlighting boundary-scan nets in a design to determine coverage. Boundary scan device model files (BSDLs), which indicate exactly which pins can or cannot be controlled by JTAG/boundary scanning, are crucial to any JTAG/boundary scanner process. JTAG Maps is compatible with BSDL models, and has an 'assume scanner covered' option. Although most users will prefer to use the JTAG Maps Altium coverage report, it is possible import a more detailed picture. The data can be exported to JTAG ProVision for further analysis. A simple message file containing full fault-coverage information can then be read back into JTAG Maps for display/highlighting.
API Access
Has API
API Access
Has API
Integrations
Allegro X Design Platform
OrCAD X
Pricing Details
No price information available.
Free Trial
Free Version
Pricing Details
No price information available.
Free Trial
Free Version
Deployment
Web-Based
On-Premises
iPhone App
iPad App
Android App
Windows
Mac
Linux
Chromebook
Deployment
Web-Based
On-Premises
iPhone App
iPad App
Android App
Windows
Mac
Linux
Chromebook
Customer Support
Business Hours
Live Rep (24/7)
Online Support
Customer Support
Business Hours
Live Rep (24/7)
Online Support
Types of Training
Training Docs
Webinars
Live Training (Online)
In Person
Types of Training
Training Docs
Webinars
Live Training (Online)
In Person
Vendor Details
Company Name
Ansys
Founded
1970
Country
United States
Website
www.ansys.com/products/semiconductors/ansys-velocerf
Vendor Details
Company Name
Altium
Founded
1985
Country
United States
Website
www.altium.com/products/extensions/platform-extensions/jtag-maps/overview
Product Features
PCB Design
3D Visualization
Autorouting
Collaboration Tools
Component Library
Design Rule Check
Differential Pair Routing
Schematic Editor
Product Features
PCB Design
3D Visualization
Autorouting
Collaboration Tools
Component Library
Design Rule Check
Differential Pair Routing
Schematic Editor