MediRoutes is a cloud-based fleet management software designed for managing Non-Emergency Medical Transportation (NEMT) fleets. The software features real-time dispatch, automated scheduling, billing, reporting, and API integrations. Created for transportation providers, it ensures efficient route planning, real-time fleet visibility, and payer integration. MediRoutes reduces wait times for passengers and increases operational efficiency for NEMT transportation providers while providing on-time performance with advanced scheduling algorithms. It facilitates smooth patient transportation coordination and partners with all major US brokers, maintaining its leadership in the NEMT software industry since 2008.
Learn more

JOpt.TourOptimizer is an enterprise optimization engine for route planning, scheduling, and resource allocation across logistics, transportation, dispatch, and field service operations. It is built for organizations that need to solve complex planning problems under real-world business constraints rather than simple consumer-grade route calculation. The platform supports vehicle routing and scheduling scenarios such as VRP, CVRP, VRPTW, pickup and delivery, multi-depot planning, heterogeneous fleets, and workforce scheduling.
JOpt.TourOptimizer can model time windows, working hours, visit durations, capacities, skills and expertise levels, territories, zone governance, overnight stays, alternate destinations, and custom business rules. This makes it suitable for production deployments where feasibility, transparency, and operational reliability matter. It is designed to generate practical plans that help teams balance travel time, service commitments, workload distribution, and operational cost in demanding enterprise environments.
The solution is available both as an embedded Java SDK and as a Docker-based REST API with OpenAPI and Swagger support. This allows software vendors, enterprise developers, and system integrators to embed advanced optimization into TMS, ERP, CRM, WMS, dispatch systems, customer platforms, and field service applications. With support for scalable integration and modern service architectures, JOpt.TourOptimizer helps organizations improve planning efficiency, service quality, SLA compliance, transparency, and operational resilience at scale. It also supports enterprise integration strategies that require reproducible optimization runs, structured outputs, and flexible deployment models.
Learn more
Siemens Solido
The Solido variation-aware design solutions, alongside IP validation, library characterization, and simulation technologies driven by cutting-edge AI, are utilized by thousands of designers at leading semiconductor firms across the globe. This integrated suite features AI-enhanced SPICE, Fast SPICE, and mixed-signal simulators that empower clients to significantly expedite crucial design and verification processes for advanced analog, mixed-signal, and custom IC designs. It delivers the industry's quickest and most thorough integrated IP validation solution, ensuring complete and seamless IP quality assurance from the design phase all the way to tape-out, encompassing all design perspectives and IP updates. Moreover, this comprehensive AI-driven design environment facilitates both nominal and variation-aware verification of custom IC circuits, achieving full design coverage with far fewer simulations while maintaining the accuracy comparable to brute-force methods. Furthermore, it offers rapid and precise library characterization tools that leverage machine learning for enhanced performance and reliability.
Learn more
L-Edit Photonics
Create your photonic integrated circuit within a layout-focused workflow that allows designers to utilize either a drag-and-drop interface or a script-based approach. Both methods are facilitated by a comprehensive custom IC design layout editor, which also manages the physical verification and tape-out stages. L-Edit Photonics allows for rapid photonic design creation through its intuitive drag-and-drop functionality, eliminating the need for coding. Upon finalizing the design, a netlist can be generated to support photonic simulations. The PIC design is entirely integrated within an IC layout editor, enabling users to develop layouts without writing any code, thus supporting a layout-centric approach that does not require a schematic. For those who prefer a schematic flow, S-Edit is available as an optional tool. Moreover, a simulation netlist can be produced for input into a photonic simulator, and photonic simulations are seamlessly incorporated through partnerships with various providers. Additionally, multiple foundries offer photonic PDKs to enhance design capabilities. Overall, this comprehensive workflow simplifies the photonic design process while catering to various designer preferences.
Learn more