Follow Slashdot blog updates by subscribing to our blog RSS feed


Forgot your password?

Comment Re:Impeachment (Score 4, Interesting) 146

How about something more likely.

1) Russia scored when hacking. Part luck and part hard work.

2) Wanting to get the most out of their hack, the Russians dangle knowledge of the hack in front of the Trump team. "Scratch my back and I'll scratch yours."

3) The Trump team jumps on the opportunity. Notice how Trump pushed through a policy for the Republican party that no weapons should be given to Ukraine? That was back scratching.

4) Release of the Hillary emails was perfectly timed and Trump gets elected.

5) Since then, the Trump / Russia relationship has soured. But Putin is still able to remind Trump that he has proof of Trump lying. Remember the White House visit just a couple of days after Comey was fired? That looks bad and Trump knows it. But since it was requested by Putin, he has to follow through. This is Putin yanking Trumps chain - a subtle reminder of the damage Putin could inflict upon Trump.

Comment Re:Wrong socket? (Score 1) 154

USB power negotiation is sort of crap. One can only assume the iDevice decided to draw too much power and the host was not capable of delivering the power and not smart enough to respond to the over-current event. Bad host USB design. USB-TypeC connectors completely revamp the way power delivery is negotiated and finally correct this issue with USB.

Comment Re:Capacitors! (Score 1) 35

I second that. At 50 deg below zero, it is hard for a light (LiPoly) battery to work correctly. This requires heating the battery modules to ensure they do not drop below freezing. But supercaps hold ~100 times less energy per unit weight so I suppose it depends on space limitations and the overhead associated with using LiPoly batteries. Scaled up (ie, 787), batteries are probably better. For this application, who knows...

Comment Re:Rise of ASICs? (Score 1) 49

Are companies going to now turn to ASICs to get the competitive edge?

You do not design the hardware only to then find a suitable application. If a company wants a competitive edge it must first figure out what it wants to do. Then it finds the most efficient way to do it. This could involve an ASIC - but this is not required.

Overall, I do not see a trend towards custom silicon. A limited market always existed and it continues to exist. If anything, the reduced cost of general purpose devices (CPU,FPGA) make custom silicon far less attractive then before.

Comment Re:Thunderbolt requires "active" cables - Fail (Score 5, Interesting) 107

USB 3.1 - Type C also requires active cables when going over 10'. Then there are cables for Apple iDevices that also happen to be active without costing a mint. I do not think Thunderbolt 3 will require outrageously expensive cables in the long term. Right now? Sure, but that is because demand is still quite low.

Comment Re:RISC vs CISC (Score 1) 73

But x86 today translates the instructions to risc internally anyway.

No, internally there is no CISC or RISC - just multiple stages of the CPU. The internal microcode is derived from the input CISC/RISC instruction and controls the hardware along the various stages of the pipeline. To suggest the CPU is RISC internally is erroneous because internally it is neither RISC or CISC.

But powermacs used more ram in the 1990s than WIndows because risc cpus created more code to bloat it in disk and ram

A bit of a stretch considering the platforms ran different operating systems. Remember that we are taking about an OS (MacOS) that never even had real virtual memory. I would suggest that compiler and coding inefficiencies had far more to due with difference in memory requirements. Far more incentive to optimize when deploying on Windows.

Comment Re:RISC vs CISC (Score 2) 73

Both CISC and RISC translate to an internal CPU microcode. The difference is that the RISC translation is generally much simpler requiring a smaller portion of the CPU die. But as CPUs get larger, this difference becomes less relevant when looking at the overall CPU.

There are no real advantages to CISC. One used to be able to argue that the required instructions are more compact but ARM CPUs demonstrated how a similar effect can be accomplished with their Thumb2 instructions. But there are also no longer any real disadvantages to CISC either - at least with reference to larger PC class CPUs.

So it comes down to backwards compatibility with existing software - the real reason why most of our desktops are currently powered by a CISC architecture.

Comment Re:Of course he's serious (Score 1) 444

Same with his take on negotiations with foreign countries. He is used to negotiating with private companies for services and applies the same logic to negotiating with foreign countries. Does not work that well.

With private companies there is competition. If company X can not build it, company Y can. The threat of sending work from company X to company Y can help get the best price from company X. One company can always be replaced with another. The same is not true with countries. One can not "negotiate" with different parties along the northern or southern borders. It is how it is -- there is no alternative.

So we see Trump putting together a draft executive order to dispel NAFTA. It is televised to ensure Canada and Mexico are watching. What a lame attempt to intimidate. The negotiators from the two countries must be shaking there heads thinking "damn we have to deal with a moron". So they placate him and carry on. But at no point will this result in a better deal - these are professional diplomats not the construction companies Trump is used to stealing from.

Know that feeling of watching a friend be an ass in front of a stranger knowing that you are associated with this idiot but there is nothing you can do but shake your head? That is how I feel when I watch Trump.

Comment Re:I agree, but not for the same reasons as Musk (Score 1) 183

Would the increased pressure from the incoming vehicle not push the vehicle with lost propulsion forward? The entire point of the hyperloop is to have a tight fit between the vehicle and the loop interior so that vehicles travel with the air and do not have to overcome wind resistance. I would think that if a vehicle lost power then then the incoming vehicle would come to a stop long before they collide. Worst case scenario, the broken vehicle experiences an acceleration event as the the pressure builds behind it then eventually comes to a stop. As the broken vehicle accelerates, the incoming vehicle decelerates. One could even monitor air pressure to detect such an event from beyond line of sight and act accordingly.

Comment Re:(sigh) You people still think you're engineers (Score 1) 734

The story is about an EE.....not some dude who said he is a Software Engineer or an network Engineer....

I know MCSE and MSCE look similar but they have different implications. An MSCE is a certified engineer with many years of post-bachelor education and practical training whereas MCSE is some Microsoft thing. Night and day difference. Like comparing the neighborhood drug dealer to a MD at a hospital. They both sort of do the same thing but good luck suing the drug dealer.

Comment Do not jump to conclusions... (Score 1) 167

Wealthy areas generally have newer housing which would be easier to service. Older buildings are harder to connect with the last mile of fiber. It is coincidental that the older buildings, on average, are occupied by people with a lower median income. What would be interesting is if instead of using median income to generate the statistics, the age of the infrastructure was used. There will be pockets of expensive old houses which could clarify things. If they get fiber access despite being hard to provide then there might be cause for concern.

Comment Re:RAM has caught up with CPU speeds? (Score 2) 72

Then speeds diverged, making various levels of cache necessary.

It is not the difference in clock rate that necessitated the use of cache, it is the latency. The physical constraints of having memory located on a DIMM external to the CPU result in unavoidable latency. Once you implement a cache to get around the latency, the CPU speed and memory speed are no longer linked. Introducing memory that runs at the same speed does nothing to change this - you are still using a cache to avoid the latency.

Comment Re: What about the delivery of insulin? (Score 3, Insightful) 94

If what they say is true, this monitor would be in the form of a watch (or something similar) and be able to monitor blood sugar levels automatically. The user would then be alerted in the event they need to take action. Alerts would be provided immediately and not depend on an individual having to test themselves. Solves the problem of people forgetting to take their insulin. This differs from current CGMs and could legitimately be called an advancement - if it ever works.

Slashdot Top Deals

Genius is ten percent inspiration and fifty percent capital gains.