Follow Slashdot stories on Twitter


Forgot your password?

Submission + - AMD announces 128-bit SSE5 extension (

jshriverWVU writes: "AMD is looking to repeat the market-leading success they had with x86-64 by introducing another major change to the venerable x86 ISA: a three-operand instruction format for vector instructions in the form of the newly announced "SSE5" extensions."
This discussion was created for logged-in users only, but now has been archived. No new comments can be posted.

AMD announces 128-bit SSE5 extension

Comments Filter:

"Unibus timeout fatal trap program lost sorry" - An error message printed by DEC's RSTS operating system for the PDP-11