Slashdot is powered by your submissions, so send in your scoop

 



Forgot your password?
typodupeerror

Submission Summary: 0 pending, 3 declined, 2 accepted (5 total, 40.00% accepted)

Slashdot videos: Now with more Slashdot!

  • View

  • Discuss

  • Share

We've improved Slashdot's video section; now you can view our video interviews, product close-ups and site visits with all the usual Slashdot options to comment, share, etc. No more walled garden! It's a work in progress -- we hope you'll check it out (Learn more about the recent updates).

×
AMD

+ - AMD Introduces SSE5 Instruction Set->

Submitted by wildsurf
wildsurf (535389) writes "With the introduction of SSE5, many new 128-bit instructions have been added to the existing instruction set detailed in the AMD64 Architecture Programmer's Manuals. Included are 46 base instructions that expand to 170 total instructions, enabling improved performance and reduced loads.

New instructions include:

Fused multiply accumulate (FMACxx) instructions
Integer multiply accumulate (IMAC, IMADC) instructions
Permutation and conditional move instructions
Vector compare and test instructions
Precision control, rounding, and conversion instructions

Download the full document to learn about new three-operand instructions, a new 128-bit media instruction format, and more."

Link to Original Source

Avoid strange women and temporary variables.

Working...